Regviz

Microchip Technology /ATSAME70Q20 /USART0 /US_MAN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as US_MAN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J21/USART0/US_MAN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TX_PL0 (ALL_ONE)TX_PP 0 (TX_MPOL)TX_MPOL 0RX_PL0 (ALL_ONE)RX_PP 0 (RX_MPOL)RX_MPOL 0 (ONE)ONE 0 (DRIFT)DRIFT 0 (RXIDLEV)RXIDLEV

TX_PP=ALL_ONE, RX_PP=ALL_ONE

Description

Manchester Configuration Register

Fields

TX_PL

Transmitter Preamble Length
TX_PP

Transmitter Preamble Pattern

0 (ALL_ONE): The preamble is composed of '1’s

1 (ALL_ZERO): The preamble is composed of '0’s

2 (ZERO_ONE): The preamble is composed of '01’s

3 (ONE_ZERO): The preamble is composed of '10’s
TX_MPOL

Transmitter Manchester Polarity
RX_PL

Receiver Preamble Length
RX_PP

Receiver Preamble Pattern detected

0 (ALL_ONE): The preamble is composed of '1’s

1 (ALL_ZERO): The preamble is composed of '0’s

2 (ZERO_ONE): The preamble is composed of '01’s

3 (ONE_ZERO): The preamble is composed of '10’s
RX_MPOL

Receiver Manchester Polarity
ONE

Must Be Set to 1
DRIFT

Drift Compensation
RXIDLEV

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data